A software model of a reversible processor ReveR with the stack is discussed in this paper. An architecture, the minimal set of elementary reversible operations together with an implementation of the basic control flow structures and procedures calls using simple assembler language are described.
Introduction
An origin of this work was the research of models of programmable quantum processors [1] , but this presentation does not require any knowledge about quantum algorithms. A program simulator of reversible processor ReveR is discussed. It may be useful for the research of the reversible computation even without an application to the quantum information science. Irreversible instructions may be implemented using the idea of history tape [2] .
The simulator uses minimal set of operations briefly represented below without a discussion and comparison with many well known modern models of reversible processors [3, 4, 5] . The main purposes of the current version is the consideration of the control flow in a reversible processor, e.g. unconditional and conditional jumps, loops and calls of procedures using the stack for a return address. The reversible implementation of procedure calls and basic control flow structures with minimal set of basic instructions is demonstrated .
Architecture

Registers and Basic Processing Principles
The current model of the processor ReveR has eight 32-bit registers: CM -the current instruction (command), IP -the instruction pointer, DIP -the increment (delta) of the instruction pointer, SP -the stack pointer, MP -the memory pointer, RA, RB, RCregisters A,B,C.
A standard step formally uses two phases, an external and an internal. Between the steps the register CM has zero value and IP points to the address of a current instruction. The external phase is fixed and changes only the registers CM and IP and the internal phase may change all, except these two registers. The operations with codes 0 -13 are self-inverse (involutions). The exceptions from such a rule are CLRA and UCLA necessary only for the simulation of irreversible operations with a "history tape" and mentioned for completeness. CLRA "pushes" value of RA to a "trash" and supplies RA with "new" zero. The inverse operation UCLA should be never used directly and may appears only during the reverse running of the processor. In such a case an application of UCLA to nonzero RA may appears only due to some error and results an exception in the ReveR. 
Memory Access
The direct access of the ReveR to a memory is ensured due to the instruction SWP MEM via an exchange of RA and the memory with an address stored in MP. In the current model data, addressed by MP, instructions, addressed by IP and the stack share the same physical memory. After initialization of the registers, of the ReveR SP points to the last address of the memory and all other registers are zero. An access to the stack is discussed further and uses simple nanoprograms with the temporary exchange MP and SP.
Yet another method to obtain some number is provided by the access to the address immediately after IP (NX = [IP+1]) using operations such as NX SUB and CNX SUB. An operation for a direct exchange of some register with [IP+1] is not provided because formally it could change program itself, but it would not be in agreement with some principles of suggested architecture. The operation NSUB IP also could provide a similar functionality in a less direct way and may be considered as redundant. Any program should start with Inc DIP, because the ReveR is initialized with zero DIP register and without such instruction IP would not increase after each step. Before instructions such as Add RA,[IP+1] (with am immediate number in the next address) DIP should be increased again to make double steps.
The instruction Jmp dNx uses an immediate number to increase DIP and make the unconditional jump. A destination address of such a jump also should contain Jmp dNx with a negative increment to restore an initial value of DIP.
An example is provided below. Here semicolons are used for comments, colons for The application of the conditional jump CJmp dNx is similar and may be used for "if RC > 0 then ..." structures. The more difficult case is a procedure call, because it requires the tracing of the return address if the same procedure may be called from different locations. The stack should be used for the return positions to allow nesting of the calls.
Procedures and Reversible Stack
Instruction Push RA and Pop RA represented in table 2 look simple, yet each uses nine reversible internal codes due to necessity of auxiliary swaps of MP, SP and RA. The instruction Push RA exchanges RA with content of memory with address stored in SP and decreases SP on unit to point on previous address. The Pop RA is inverse of Push RA.
It is suggested for proper work, that SP always points to address with zero value to ensure RA = 0 after Push RA. So, it is necessary to keep zero value of RA before Pop RA.
So, if contents of RA is not known, it should be used CLRA command and it is not purely reversible computations. It may be shown, that procedure calls with stack may be performed without CLRA.
Simple program below demonstrates principle of such reversible calls. Already mentioned Jmp dNx is used here, but the Subr instruction at very beginning of the procedure stores DIP in the stack. The instruction Ret at end of the procedure restores value of DIP from the stack and uses the immediate value (@2-@3+2) to calculate the size of the jump to an instruction after the procedure call. This instruction should be Jmp dNx with an appropriate immediate negative value to set DIP = 2 (followed by Dec DIP to set DIP = 1, if it is necessary).
Conclusion
A software model with rather small set of codes providing necessary control flow instructions in a reversible processor is considered in presented work. Nested procedure calls are implemented using the stack.
